### **ESD Protection Diodes**

# Low Capacitance ESD Protection Diode for High Speed Data Line

The ESD7361 Series ESD protection diodes are designed to protect high speed data lines from ESD. Ultra-low capacitance make this device an ideal solution for protecting voltage sensitive high speed data lines.

#### **Features**

- Low Capacitance (0.55 pF Max, I/O to GND)
- Protection for the Following IEC Standards:
  - ◆ IEC61000-4-2 (ESD): Level 4 ±15 kV Contact
  - ◆ IEC61000-4-4 (EFT): 40 A -5/50 ns
  - IEC61000–4–5 (Lightning): 1 A (8/20 μs)
- ISO 10605 (ESD) 330 pF/2 k $\Omega$  ±15 kV Contact
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**

- Wireless Charger
- Near Field Communications

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	$T_J$	-55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	TL	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD) ISO 10605 330 pF/2 kΩ Contact (ESD)	ESD ESD ESD	±15 ±15 ±15	kV kV kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



### ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAMS



SOD-323 CASE 477





SOD-523 CASE 502





SOD-923 CASE 514AB



X, XX = Specific Device Code M = Date Code

## PIN CONFIGURATION AND SCHEMATIC



#### **ORDERING INFORMATION**


See detailed ordering and shipping information on page 6 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS**

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$ 

	*
Symbol	Parameter
I <sub>PP</sub>	Maximum Reverse Peak Pulse Current
V <sub>C</sub>	Clamping Voltage @ I <sub>PP</sub>
$V_{RWM}$	Working Peak Reverse Voltage
I <sub>R</sub>	Maximum Reverse Leakage Current @ V <sub>RWM</sub>
$V_{BR}$	Breakdown Voltage @ I <sub>T</sub>
I <sub>T</sub>	Test Current

<sup>\*</sup>See Application Note AND8308/D for detailed explanations of datasheet parameters.



#### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	$V_{RWM}$			5	16	V
Breakdown Voltage	$V_{BR}$	I <sub>T</sub> = 1 mA; pin 1 to pin 2	16.5			V
Reverse Leakage Current	I <sub>R</sub>	V <sub>RWM</sub> = 5.0 V V <sub>RWM</sub> = 15 V		<1 20	1000 1000	nA nA
Clamping Voltage (Note 2)	V <sub>C</sub>	I <sub>PP</sub> = 8 A		31		V
Clamping Voltage (Note 2)	V <sub>C</sub>	I <sub>PP</sub> = 16 A		34		V
Junction Capacitance	СЈ	$V_R = 0 \text{ V, } f = 1 \text{ MHz}$ $V_R = 0 \text{ V, } f < 1 \text{ GHz}$			0.55 0.55	pF
Dynamic Resistance	R <sub>DYN</sub>	TLP Pulse		0.735		Ω
Insertion Loss		f = 1 MHz f = 5 GHz		0.01 2		dB

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 1. For test procedure see Figures 9 and 10 and application note AND8307/D.
- 2. ANSI/ESD STM5.5.1 Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions:  $Z_0 = 50 \Omega$ ,  $t_p = 100$  ns,  $t_r = 4$  ns, averaging window;  $t_1 = 30$  ns to  $t_2 = 60$  ns.




Figure 1. Typical IV Characteristics

Figure 2. Typical CV Characteristics




Figure 3. Typical Insertion Loss ESD7361HT1G (SOD323)




Figure 4. Typical Capacitance Over Frequency ESD7361HT1G (SOD323)




Figure 5. Typical Insertion Loss ESD7361XV2T1G (SOD523)




Figure 6. Typical Capacitance Over Frequency ESD7361XV2T1G (SOD523)




Figure 7. Typical Insertion Loss ESD7361P2T5G (SOD923)




Figure 8. Typical Capacitance Over Frequency ESD7361P2T5G (SOD923)

#### IEC 61000-4-2 Spec.

	•				
Level	Test Volt- age (kV)			Current at 60 ns (A)	
1	2	7.5	4	2	
2	4	15	8	4	
3	6	22.5	12	6	
4	8	30	16	8	




Figure 9. IEC61000-4-2 Spec





Figure 10. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

#### **ESD Voltage Clamping**

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.



NOTE: TLP parameter:  $Z_0 = 50 \Omega$ ,  $t_p = 100 \text{ ns}$ ,  $t_r = 300 \text{ ps}$ , averaging window:  $t_1 = 30 \text{ ns}$  to  $t_2 = 60 \text{ ns}$ .  $V_{IEC}$  is the equivalent voltage stress level calculated at the secondary peak of the IEC 61000–4–2 waveform at t = 30 ns with 2 A/kV. See TLP description below for more information.

#### Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 13. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 14 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 13. Simplified Schematic of a Typical TLP System




Figure 14. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms


#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
ESD7361HT1G	SOD-323 (Pb-Free)	3000 / Tape & Reel
ESD7361XV2T1G	SOD-523 (Pb-Free)	3000 / Tape & Reel
ESD7361P2T5G	SOD-923 (Pb-Free)	8000 / Tape & Reel
SZESD7361HT1G	SOD-323 (Pb-Free)	3000 / Tape & Reel
SZESD7361XV2T1G	SOD-523 (Pb-Free)	3000 / Tape & Reel
SZESD7361P2T5G	SOD-923 (Pb-Free)	8000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **PACKAGE DIMENSIONS**

SOD-323 CASE 477-02 **ISSUE H** 








- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. LEAD THICKNESS SPECIFIED PER L/F DRAWING WITH SOLDER PLATING.
  4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  5. DIMENSION L IS MEASURED FROM END OF RADIUS.

	MILLIMETERS			MILLIMETERS INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.80	0.90	1.00	0.031	0.035	0.040
A1	0.00	0.05	0.10	0.000	0.002	0.004
А3	0.15 REF			0.006 REF		
b	0.25	0.32	0.4	0.010	0.012	0.016
С	0.089	0.12	0.177	0.003	0.005	0.007
D	1.60	1.70	1.80	0.062	0.066	0.070
Е	1.15	1.25	1.35	0.045	0.049	0.053
L	0.08			0.003		
He	2.30	2.50	2 70	0.090	0.098	0 105


#### **SOLDERING FOOTPRINT\***





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **PACKAGE DIMENSIONS**

SOD-523 **CASE 502** ISSUE E








- NOTES:
  6. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  7. CONTROLLING DIMENSION: MILLIMETERS.
  8. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH.
  MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF
  BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS					
DIM	MIN NOM MAX					
Α	0.50	0.60	0.70			
b	0.25	0.30	0.35			
С	0.07	0.14	0.20			
D	1.10	1.20	1.30			
E	0.70	0.80	0.90			
ΗE	1.50	1.60	1.70			
L	0.30 REF					
L2	0.15	0.20	0.25			


#### **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

SOD-923 CASE 514AB ISSUE C




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS				INCHES	3
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.34	0.37	0.40	0.013	0.015	0.016
b	0.15	0.20	0.25	0.006	0.008	0.010
С	0.07	0.12	0.17	0.003	0.005	0.007
D	0.75	0.80	0.85	0.030	0.031	0.033
Е	0.55	0.60	0.65	0.022	0.024	0.026
HE	0.95	1.00	1.05	0.037	0.039	0.041
L	0.19 REF			0	.007 RE	F
L2	0.05	0.10	0.15	0.002	0.004	0.006

#### **SOLDERING FOOTPRINT\***



See Application Note AND8455/D for more mounting details

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Phone: 81–3–5817–1050